


'912 Patent	Accused Instrumentalities
CLAIM 16	
[16pre] A memory module connectable to a computer system, the memory module comprising:	Samsung and Google have claimed that Samsung sells in the US to Google DDR4 LRDIMM and RDIMM that employ PDA (the "Disputed Memory Modules"). The JEDEC Standard No. 21C specification "follows the JEDEC standard DDR4 component specification JESD79-4." JEDEC Standard No. 21C (Aug. 2015), at Page 4.20.27-5. In Figure 3, reproduced below, the JEDEC Standard No. 21C specification provides an example of LRDIMM topologies illustrating the connection between the memory module and the memory controller of a computer system.
	Pre Data Buffer Data and Strobe Post Register ADD/CMD and CLOCK Pre Register ADD/CMD/CTRL and CLOCK Controller
	Figure 3 — LRDIMM Topologies JEDEC Standard No. 21C (Aug. 2015), at Page 4.20.27-17.

'912 Patent	Accused Instrumentalities
	In accordance with the JEDEC Standard No. 21C specification, the DDR4 LRDIMM socket pin wiring assignment for connecting to a memory controller of a computer system is provided in Table 5, reproduced below.






'912 Patent	Accused Instrumentalities
	Similarly, In Figure 4 of the DDR4 RDIMM specification, reproduced below, the JEDEC Standard No. 21C specification provides an example of RDIMM topologies illustrating the connection between the memory module and the memory controller of a computer system.
	Post Register ADD/CMD/CTRL and CLOCK VTT
	Data and Strobe (DQs, DM, DQS_t/DQS_c) Data and Strobe (DQs, DM, DQS_t/DQS_c)
	Pre Register ADD/CMD/CTRL and CLOCK Controller
	JEDEC Standard No. 21C (Dec. 2015), at Page 4.20.28-19. <i>See also</i> JEDEC Standard No. 21C (May 2019), at Page 4.20.28-19.
	In accordance with the JEDEC Standard No. 21C specification, the DDR4 RDIMM socket pin wiring assignment for connecting to a memory controller of a computer system is provided in Table 5, reproduced below.





912 Patent	Accused Instrumentalities	Accused Instrumentalities									
	Table 5 — D	Table 5 — DDR4 288 Pin RDIMM Pin Wiring Assignments									
	Front Side Pin Label	Pin	Back side Pin Label	Front Side Pin Pin Pin Label	Back side Pin Label						
	TDQS12 t.DQS8 t.DM3 n an	184		TDQS14_c, DQS14_c, NO 111 255							
	DBI3_n, NO										
	TDQS12_c, QS12_c, NC 41		DQS3_c DQS3_t	VSS 112 256 DQ46 113 257							
	DQ30 43			VSS 114 258							
	VSS 44	_		DQ42 115 259							
	DQ26 45	189	VSS	VSS 116 260	DQ43						
	VS <mark>S</mark> 46	190	DQ27	DQ52 117 261	VSS						
	CB4, NC 47	_		VSS 118 262							
		_	CB5, NC	DQ48 119 263							
	CB0, NO 49	_	1	VSS 120 284							
			CB1, NC	TDQS15_t,DQS15_t,DM6_n, 121 265	vss						
	TDQS17_t, DQS7_t, DM8_n, 51 DB18_n, N4		VSS	TDQS15_c, DQS15_c, NO 122 266							
	TDQS17_c, QS17_c, NC 52			VSS 123 267	DQS6_t						
	VS <mark>S</mark> 53	_		DQ54 124 268							
	CB6, NO 54	_		VSS 125 269							
	VS\$ 55 CB2.NC 56			DQ50 126 270 VSS 127 271							
			CB3. NC	DQ60 128 272							
	RESET_n 58			VSS 129 273							
			CKE1, NC	DQ56 130 274							
	CKEO 80	204	VDD	VSS 131 275							
	VDD 61	205	RFU	TDQS16_t, DQS16_t, DM7_n, 132 276	vss						
	ACT_n 62			TDQS16_c, DQS16_c, NO 133 277							
	BG <mark>0</mark> 63			VS <mark>S</mark> 134 278	· -						
			ALERT_n	DQ6 <mark>2</mark> 135 279							
	A12/BC_n 65	_		VSS 136 280							
	VDD 67	210		DQ58 137 281 VSS 138 282							
	AB 68	212	VDD	SA0 139 283							
		213		SA1 140 284							
	VDD 70	214	A4	SCL 141 285	SDA						
			VDD	√P <mark>P</mark> 142 286							
		216		VPP 143 287							
	VD <mark>O</mark> 73	217	VDD	RFU 144 288	VPP						
	See JEDEC Standard No. 21C (De				0.28-11. See also JEDEC						
	Standard No. 21C (May 2019), at	Paş	ges 4.20.2	8-10 to 4.20.28-11.							

'912 Patent	Accused Instrumentalities
	JESD 248A (Mar. 2018), at Pages 7-9; see also, supra, [16pre].
[16.1] a printed circuit board;	For example, the JEDEC Standard No. 21C specification describes component types and placements as follows:
	"5.1 Component Types and Placement
	Components shall be positioned on the PCB to meet the minimum and maximum trace lengths required for DDR4 SDRAM signals."
	JEDEC Standard No. 21C (Aug. 2015), at Page 4.20.27-16; JEDEC Standard No. 21C (Dec. 2015), at Page 4.20.28-17; JEDEC Standard No. 21C (May 2019), at Page 4.20.28.18; JESD 248A (Mar. 2018), at Page 18.
	The JEDEC Standard No. 21C specification further provides "[p]referred rules" DIMM routing space constraints in relation to printed circuit board design. These rules includes via size, pad spacing, line spacing, and the like. <i>See</i> JEDEC Standard No. 21C (Aug. 2015), at Pages 4.20.27-26 to 4.20.27-27; JEDEC Standard No. 21C (Dec. 2015), at Page 4.20.28-28; JEDEC Standard No. 21C (May 2019), at Page 4.20.28-31; JESD 248A (Mar. 2018), at Page 31.
[16.2] a plurality of double-data-rate (DDR) memory devices coupled to the	On information and belief, the Disputed Memory Modules include a plurality of double-data-rate (DDR) memory devices coupled to the printed circuit board, the plurality of DDR memory devices having a first number of DDR memory devices arranged in a first number of ranks.
printed circuit board, the plurality of DDR memory devices having a first number of DDR memory devices arranged in a first number of ranks;	In Figure 10, reproduced below, the JEDEC Standard No. 21C specification provides an example of a plurality of DDR4 memory devices coupled to the printed circuit board, with the DDR4 memory devices arranged in a first number of ranks.




'912 Patent	Accused Instrumentalities
	See, e.g., Add. No. 1 to JESD 79-4, 3D Stacked DRAM, JESD 79-4-1-B, at 5-7 (Feb. 2021) (illustration of 2H, 4H, and 8H 3DS DRAM packages): CS_n
[16.3] a circuit coupled to the printed circuit board, the circuit comprising a logic element and a register,	The JESD 82-31A standard "defines standard specifications of DC interface parameters, switching parameters, and test loading for definition of the DDR4 Registering Clock Driver (RCD) with parity for driving address and control nets on DDR4 RDIMM and LRDIMM applications." JESD 82-31A (Aug. 2019), at Page 1. The DDR4 RCD comprises a logic element and a register. Figure 28 from JESD 82-31A, reproduced below, identifies the logic element and the register.





'912 Patent	Accused Instrumentalities							
	Similarly, in Figure 4 of the DDR4 RDIMM specification, reproduced below, the JEDEC Standa No. 21C specification provides an example of a RDIMM configuration where the DDR4 RCD is coupled to the printed circuit board.							
	DDR4 RCD							
	Post Register ADD/CMD/CTRL and CLOCK VIT							
	Data and Strobe (DQs, DM, DQS_t/DQS_c) Data and Strobe (DQs, DM, DQS_t/DQS_c) (DQs, DM, DQS_t/DQS_c)							
	Pre Register ADD/CMD/CTRL and CLOCK Controller							
	JEDEC Standard No. 21C (Dec. 2015), at Page 4.20.28-19. <i>See also</i> JEDEC Standard No. 21C (May 2019), at Page 4.20.28-19.							
[16.4] the logic element receiving a set of input signals from the computer system, the set of input signals comprising at least one row/column address signal, bank address signals, and at least one chip-select signal,	JESD 82-31A also demonstrates that the logic element (DDR4 RCD) receives a set of input signals from the computer system, as described in the Terminal functions table, Table 21. As shown below, the set of input signals comprises: at least one row/column address signal (any one or more of DA13:0, DWES_n/A14, DCAS_n/A15, DRAS_n/A16, DA17); bank address signals (any two signals of the bank address signals, DBA1:0, or bank group address signals, DBG1:0); and at least one chip-select signal (any one chip select of the two input chip select signals: DCS1:0).							

912 Patent Acc	cused Instrumentalitie	es		
	a set of inp	ut signals		
	2.21.1 Termin	nal Functions Fu	nction tab	les
	\downarrow	т	able 21 T	erminal functions
	Signal Group	Signal Name	Type	Description
	Input	DCKE0/1	CMOS ¹ V _{REF}	DRAM corresponding register function pins not associated with Chip
	Control bus	DODT0/1	based	Select.
	ll l	DCS0_nDCS1_n	CMOS ¹ V _{REF}	DRAM corresponding register Chip Select signals.
	ll l	DCS2_nDCS3_n	based CMOS ¹ V _{REF}	DRAM corresponding register Chip Select signals. These pins
		2002_11.12000_11	based	initiate DRAM address/command decodes,.
		or		
	ll l			
	l l	DC0DC1		Some of these have alternative functions: • DCS2 n <=> DC0
	ll l			• DCS3_n <=> DC1
	ll l	DC2	CMOS ¹ V _{REF}	DRAM corresponding register Chip ID 2 signal.
	Input	DA0DA13, DA17	based	DRAM corresponding register inputs.
	Address and	DBA0DBA1,	CMOS ¹ V _{REF} based	DICAM corresponding register inputs.
		DBG0DBG1 DA14DA16		DDAM
	ll l	DA14DA16	CMOS ¹ V _{REF} based	DRAM corresponding register inputs.
	ll l		based	In case of an ACT command some of these terminals have an
	ll l	or		alternative function:
	ll l	DWE n, DCAS n,		DRAM corresponding register command signals.
	ll l	DRAS_n		• DA14 ⇔ DWE_n
	ll l			• DA15 ⇔ DCAS_n • DA16 ⇔ DRAS n
	ll l	DACT_n	CMOS ¹ V _{REF}	DRAM corresponding register DACT_n signal.
			based	
	Clock inputs	CK_t/CK_c	CMOS differential	Differential master clock input pair to the PLL with a 10 K Ω ~ 100 K Ω pull-down resistor.
	Reset input	DRST_n	CMOS input	Active LOW asynchronous reset input. When LOW, it causes a reset
				of the internal latches and disables the outputs, thereby forcing the outputs to float.
	Parity input	DPAR	CMOS ¹ V _{REF}	Input parity is received on pin DPAR and should maintain even parity
	ll l		based	across the address and command inputs (see above), at the rising edge of the input clock.
	Error input	ERROR_IN_n	Low voltage	DRAM address parity and CRC ALERT_n output is connected to this
	ll l		swing CMOS	input pin, which in turn is buffered and redriven to the ALERT_n
	4	4	input	output of the register. Requires external pull up resistor. In LRDIMM applications, the DB ALERT n outputs are also



'912 Patent	Accused Instrumentalities
	JESD 82-31A (Aug. 2019), at Page 66.
[16.5] the set of input signals configured to control a second number of DDR memory devices arranged in a second number of ranks, the second number of DDR memory devices smaller than the first number of DDR memory devices and the second number of ranks less than the first number of ranks,	The set of input signals to the DDR4 RCD includes two input CS and other control and address signals that can control two ranks (second number of ranks) of eighteen 8-bit DDR memory devices (second number of memory devices). For example, DDR4 SDRAM devices arranged in a first rank are controlled using a first input chip select signal (DCS0) along with control and address signals, while other DDR4 SDRAM devices arranged in a second rank are controlled using a second input chip select signal (DCS1) along with control and address signals. JESD 82-31A provides that in normal operating modes, such as the Direct DualCS or Direct QuadCS modes, each input chip select signal, which is used to control one rank, is received by the register that in turn outputs a chip select signal to control one rank of DDR memory devices. <i>See</i> JESD 82-31A (Aug. 2019), at Page 2 ("In Direct DualCS mode (DA[1:0] = 00) the component has two chip select inputs, DCS0_n and DCS1_n, and two copies of each chip select output, QACS0_n, QACS1_n, QBCS0_n and QBCS1_n In Direct QuadCS mode (DA[1:0] = 01), the component has four chip select inputs, the two dedicated inputs DCS[1:0]_n and the DC[0] input pin functioning as DCS2_n and the DC[1] input pin functioning as DCS3_n, and two copies of each chip select output, QACS[3:0]_n and QBCS[3:0]_n.").
	In Encoded QuadCS mode, the DDR4 RCD specification provides for the generation of four chip select signals, one for each rank of a quad rank DDR4 RDIMM or LRDIMM by decoding the two input chip select signals using another input signal, namely DC0, as the encoding input. <i>See</i> JESD 82-31A (Aug. 2019), at Page 2 ("In Encoded QuadCS mode (DA[1:0] = 11), two copies of four output chip selects, i.e. QACS[3:0]_n and QBCS[3:0]_n, are decoded out of two DCS[1:0]_n inputs and the DC[0] input."). These modes are summarized in Table 1, reproduced below.

'912 Patent	Accused Instrumentalities									
	Table 1 — Generic DCS - QxCS Mapping									
				Output CS						
		Input CS	Direct DualCS mode	Direct QuadCS mode	Encoded QuadCS mode					
	•	DCS0_n	QxCS0_n	QxCS0_n	QxCS0_n, QxCS1_n					
		DCS1_n	QxCS1_n	QxCS1_n	QxCS2_n, QxCS3_n					
		DCS2_n/DC0	n/a	QxCS2_n	n/a					
	L	DCS3_n/DC1	n/a	QxCS3_n	n/a					
	JESD 82-31A (A	Aug. 2019),	at Page 3.							
	JESD 82-31A thus demonstrates that in Encoded Quad CS Mode, the set of input signals is configured to control a second number of DDR memory devices (18) smaller than the first number of DDR memory devices (36), and the second number of ranks (2) less than the first number of ranks (4). Memory modules featuring DDP DRAM are configured to operate in substantially the same way in material aspects as those featuring monolithic (<i>i.e.</i> , single-die) DRAM. For example, JESD 82-31A provides that one of the two ways to provide the required four chip-select signals is through the Encoded QuadCS Mode:									
	2.2.2 Quad CS	Modes								
	modules two mode	es are availabl		ts are available. The m	r than the standard two. semory controller can se tilize.					
	There are two way	s of accompli	ishing this:							
	by using four C CS Modes," ab		n the host (DCS[3:0]_n). This is the Direct Qu	adCS mode. See Chapt	er 2.2.1, "Direct				
	by using two C "Encoded Qua-	_		ts from the host (DCS	[1:0]_n and DC0). See	Chapter 2.2.3,				

'912 Patent	Accused Instrume	entalities						
	<i>Id.</i> at 3.	<i>Id.</i> at 3.						
	Similarly, the JESD 79-4-1B standard further provides that DIMMs featuring ranks of 3DS DRAM operate in substantially the same way in material aspects to DIMMs featuring monolithic (<i>i.e.</i> , single-die) DRAM. For example, JESD 79-4-1B provides that the required signals to select a rank on the module are generated in in a manner similar to the "Encoded QuadCS mode" by using a combination of chip-select (CS) and chip-ID signals:							
	2.5 Logic	al Rank Addre	essing					
	The 3DS pack	age is organize	d into two, four	or eight logical	ranks.			
	For DDR4 3D	S devices, the 1	ogical ranks are	selected by the	Chip ID bus C	[2:0].		
	The functional behavior of logical rank(s) should not deviate from monolithic DDR4 SDRAMs (specified in JESD79-4A), except when noted in this document. Each logical rank may be implemented as a single slice but the DDR4 3DS addendum doesn't require this to be the case.							
	2.6 3D St	ack Organizat	ions					
	Table 1, "Supported 3D Stack Organizations," indicates valid configurations supported by the DDR4 3DS addendum.						he DDR4 3DS	
		-	Table 1 — Supp	orted 3D Stack	k Organization	ıs		
		Logical Ranks	# of CS_n	Chip ID	# of CKE	# of ODT		
		2	1	C0	1	1		
	4 1 C0, C1 1 1							
		8	1	C0, C1, C2	1	1		
	JESD 79-4-1B at 4							

Exhibit 5

See also, e.g., id. at 5-8:

Table 2 - DDR4 Address Table: 2H Stacked SDRAM


	DDR4 3DS Address Table: 2H 3D Stacked SDRAM									
3DS Logical Rank Organization						3DS	Package Or	ganizatio	n	
	x4	x8	M	MSB Address			1			
Density	Density Page	age Page	Col Row		ow	Capacity	Logical Rank	CS_n	C0	
	Size	Size	COI	x4 Die	x8 Die		Kalik			
4 Gb	512 B	1 KB	A9	A15	A14	8 Gb	0	L	L	
4	312 0	TKD	Ž,	AIS	A14	0 00	1	L	Н	
8 Gb	512 B	1 KB	Α9	A16	A15	16 Gb	0	L	L	
0 00	312 0	IND	AS	Alo	AIS	10 00	1	L	Н	
16 Gb	512 B	1 KB	A9	A17	A16	32 Gb	0	L	L	
10 00	312 0	TIND	κ3	A17	A10	32 00	1	L	Н	

Table 3 - DDR4 Address Table: 4H Stacked SDRAM

	DDR4 3DS Address Table: 4H 3D Stacked SDRAM									
	3DS Lo	ogical Ra	nk Organ	ization			3DS Packag	e Organiz	zation	
	x4	x8	M	SB Addre	SS		Lauisal			
Density	Page	Page	Col	Ro	ow	Capacity	Logical Rank	CS_n	C1	C0
	Size	Size	COI	x4 Die	x8 Die		Kank			
							0	L	L	L
4 Gb	512 B	512 B 1 KB A9 A15 A14	A14	16 Gb	1	L	L	Н		
4 60 51	3120	TKD	AS	Als	A14	10 05	2	L	Н	L
							3	L	Н	Н
	512 B	1 KB	А9	A16	A15	32 Gb	0	L	L	L
8 Gb							1	L	L	Н
0.00				Alo			2	L	Н	L
							3	L	Н	Н
							0	L	L	L
16 Gb	512 B	1 KB	A9	A17	A16	64 Gb	1	L	L	Н
10 00	3120	I ND	A9	^''	710	04 00	2	L	Н	L
							3	L	Η	Н


tent A	Accused Instrumentalities											
	Table 4 — DDR4 Address Table: 8H Stacked SDRAM											
1			DD	R4 3DS A	ddress T	able: 8H	3D Stacked	SDRAM				
		3DS Lo		nk Organi)S Packaç	e Orga	nizatio	on	
1		x4	x8		B Addre	ss						
	Density	Page	Page	Col	Ro	w	Capacity	Logical Rank	CS_n	C2	C1	C0
		Size	Size	Coi	x4 Die	x8 Die		Kalik				
								0	L	٦	L	L
								1	L	L	L	Н
								2	L	L	Н	L
	4 Gb	512 B	1 KB	A9	A15	A14	32 Gb	3	L	L	H	Н
		3.23			,,,,			4	L	Н	L	L
								5	L	Н	L	Н
								6	L	Н	Н	L
								7	L	Н	H.	Н
				A9				0	L	L	L	L
			1 KB					1	L	L	L	Н
								2	L	L	Н	L
	8 Gb	512 B			A16	A15	64 Gb	3	L	L	Н	Н
								4	L	Н	L	L
								5 6	L	Н	L	H
								7	L	H		Н
								0	L	L	H L	L
								1	L	L	L	Н
								2	L	L	Н	L
								3	L	L	Н	Н
	16 Gb	512 B	1 KB	A9	A17	A16	128 Gb ·	4	L	Н	Ľ	Ë
								5	L	Н.	L	Н
								6	L	Н	Н	L
								7	L	Н	Н	Н

912 Patent	Accused Instrumentality	ies			
[16.6] the circuit generating a set of output signals in response to the set of input signals,	response to the set of inpushown below, the set of of Q[A:B]A[13:0] correspondant group address signal	ut signals, as doutput signals in the set of	escribed ncludes a t of input :0] or Q[(DDR4 RCD) generates a set of output in the Terminal functions table, Table any of the register output address signated signals; any of the register output bare [A:B]BG[1:0] corresponding to the set is corresponding to the Encoded Quadrated	21. As als ak address or of input
	a set of c	output signals			
	V	T	able 21 — T	Terminal functions	
	Signal Group	Signal Name	Туре	Description	
	Output Control bus	QACKE0/1, QAODT0/1, OBCKE0/1, OBODT0/1	CMOS ²	Register output CKE and ODT signals.	
	Control ous	QACS0_nQACS1_n,	CMOS ²	Register output Chip Select signals.	
		QBCS0_nQBCS1_n QACS2_nQACS3_n,	CMOS ²	Register output Chip Select signals. These pins initiate DRAM	
		QBCS2_nQBCS3_n	CMOS	address/command decodes.	
		or			
		QAC0QAC1,		Some of these have alternative functions:	
		QBC0QBC1		 QxCS2_n ⇔ QxC0 	
		QAC2, QBC2	CMOS ²	QxCS3_n <=> QxC1 Register output Chip ID2 signals.	
	Output Address and Command bus	QAA0QAA13, QAA17, QBA0QBA13, QBA17, QABA0QABA1, QBBA0QABA1, QBG0QAG1,		Outputs of the register, valid after the specified clock count and immediately following a rising edge of the clock.	
		QBG0QBG1 QAA14QAA16,	CMOS ²	Outputs of the register, valid after the specified clock count and	
		QBA14QBA16	CMOS	immediately following a rising edge of the clock. In case of an ACT command some of these terminals have an	
		or		alternative function:	
		QAWE_n, QACAS_n,		Register output command signals.	
		QBWE_n, QBCAS_n,		• QxA15 ⇐⇒ QxCAS_n	
		QBRAS_n	CMOS2	QxA16 <=> QxRAS_n Outputs of the register valid after the specified clock count and	
		QBACT_n	CMOS	immediately following a rising edge of the clock.	
	JESD 82-31A (Aug. 2019	QARAS_n, QBWE_n, QBCAS_n, QBRAS_n QAACT_n, QBACT_n	CMOS ²	QxA14 <=> QxWE_n QxA15 <=> QxCAS_n QxA16 <=> QxRAS_n Outputs of the register, valid after the specified clock co	иnt and




'912 Patent	Accused Instrumentalities							
[16.7] the set of output signals configured to control the first number of DDR memory devices arranged in the first number of ranks,	JESD 82-31A also demonstrates that in Encoded Quad CS Mode, the set of output signals is configured to control the first number of DDR memory devices (36) arranged in the first number of ranks (4). As demonstrated in Table 2, reproduced below, in Encoded Quad CS Mode, the set of output signals includes four output chip select signals, two copies each, namely Q[A:B]CS[3:0]. The set of output signals is configured to control the first number of DDR memory devices (36) arranged in the first number of ranks (4). See also JESD 82-31A (Aug. 2019) at 3. ("When F0RC0D DA[1:0] = 11 the DDR4 register decodes two sets of four QxCS_n outputs from two DCS_n inputs by using the DC0 as the encoding input."). Table 2 — DCS, DC - QxCS, QxC Mapping in Encoded QuadCS mode							
		DCS1_n	DCS0_n	DC0 X	DC2 0	QxCS[3:0]_n	QxC2 No change	
		Н	Н	X	1	нннн		
				0	1	HHHL	0	
		Н	L	1	0	HHLH	0	1
				0	0		0	
		L	н	0	1	HLHH	1	
				1	0	LHHH	1	
				0	0	HLHL ¹	0	
		L	L	0	0		0	
				1	1	LHLH1	1	
		1.Only one DCS	x_n input can be assert	ted for DRAM MRS a	nd DRAM read comm	ands		
	JESD 82-31A (Aug. 2019), at Page 3. See also, supra, analysis for Element 16.5.							

'912 Patent	Accused Instrumentalities
[16.8] wherein the circuit further responds to a command signal and the set of input signals from the computer system by selecting one or two ranks of the first number of ranks and transmitting the command signal to at least one DDR memory device of the selected one or two ranks of the first number of ranks;	The DDR4 SDRAM specification JESD 79-4C "allows programmability of a given device on a rank" through the "per DRAM addressability" ("PDA") feature. 4.14 Per DRAM Addressability DDR4 allows programmability of a given device on a rank As an example, this feature can be used to program different ODT or Vref values on DRAM devices on a given rank. 1. Before entering 'per DRAM addressability (PDA)' mode, the write leveling is required. 2. Before entering 'per DRAM addressability (PDA)' mode, the following Mode Register setting is possible. -RTT_PARK MR5 (A8:A6) = Enable -RTT_NOM MR1 (A10:A9:A8) = Enable 3. Enable 'per DRAM addressability (PDA)' mode using MR3 bit "A4=1". 4. In the 'per DRAM addressability (PDA)' mode using MRS command is qualified with DQ0 for x4 and x8, and DQL0 for x16 by using DQS_c and DQS_t for x4 and x8, DQSL_c and DQSL_t for x16 signals as shown Figure 36. If the value on DQ0 for x4 and x8, and DQL0 for x16 is 0 then the DRAM executes the MRS command. If the value on DQ0 is 1, then the DRAM ignores the MRS command. The controller can choose to drive all the DQ bits.
and	JESD 79-4C (January 2020), at Page 63. In PDA mode, PDA commands include Mode Register Set (MRS) with DQ0=Low of the target DDR memory device to be programmed, as shown in the Simplified State Diagram of Figure 6, reproduced below.




'912 Patent	Accused Instrumentalities							
		As set forth in JESD 79-4C Table 35, reproduced in relevant part below, the MRS function includes at least one address signal, bank address signals, and a chip-select signal.						
	[BG=Bank Group Address, BA=Bank A	Address, RA=Row Address, 0	CA=Column Address, BC n=Burst	Chop, X=Don't Care, V=Valid].				
		Table 35 — Comn	nand Truth Table					
		CKE		A47				
	Function Abbreviati	evious Current CS_n ACT_n RAS_r /A16	CAS_n WE_n/ BG0- BA0- C2-C0	A12/ BC_n A13, A10/ AP A0-A9 NOTE				
		H H L H L	L L BG BA V	OP Code 12				
	below.		e 22 — Mode Register 3					
	Address BG1	Operating Mode RFU	0 = must be programmed to 0 duri	escription ing MPS				
	BG0, BA1:BA0	MR Select	000 = MR0 100 001 = MR1 101 010 = MR2 110	= MR4 = MR5 = MR6 = RCW ¹				
	A17	RFU	0 = must be programmed to 0 duri					
	A13	RFU	0 = must be programmed to 0 duri	_ _				
	A12:A11	MPR Read Format		: Staggered : Reserved				
	A10:A9	Write CMD Latency when CRC and DM are enabled	(see Table 24)					
	A8:A6	Fine Granularity Refresh Mode	(see Table 23)					
	A5	Temperature sensor reador		nabled				
	A3	Per DRAM Addressability Geardown Mode		Enable 1/4 Rate				
	Lo	ocardomi filode	p - 112 maio 1 -	TT TAKE				
	JESD 79-4C (January 2020), at Pa	age 22.						




'912 Patent	Accused Instrumentali	Accused Instrumentalities						
	order to forward the dat	DDR4RCD02 generates a BCOM Write command instead of a BCOM MRS Write command in order to forward the data buffer's host interface DQ inputs to the DRAMs which use their DQ0 pins for device selection."). <i>See also</i> , JESD82-31A (Aug. 2019), at Page 16:						
		Tabl	le 7 — Multicycle Sequence for Write Commands					
	Time (clock cycle)	BCOM[3:0]	Description					
	0	Prev Cmd	Previous command or data transfer					
	1	WR	Write command BCOM[3:0] = 1000					
	2	DAT0	Transfer the rank ID for write command					
			BCOM[1:0] = {RANK_ID[1:0]} for DRAM writes					
			Burst length information for Write data					
			BCOM[3:2] = {0, 0} for BC4					
			BCOM[3:2] = {0, 1} for BC8					
	3	PAR[3:0]	Even parity bits for WR command and data					
		Novi Omid	PAR[x]: Parity bit for previous two BCOM[x] transfers	•				
	4	Next Cmd	Next Command	l				
	but is also infringed und provided by Samsung is of this element, and the substantially different fr exactly the same function (as described herein), and Accused Instrumentalitic	der the doctors being used Accused In from the request, in substand achieve sees that are contact and achieve sees that are contact one DI	nged (directly and/or indirectly) by Samsung, as derine of equivalents because the structure and function to satisfy this claim limitation and therefore there strumentalities incorporate structure and functional direments of this limitation because they achieve substantially or exactly the same way as set forth in the compliant with the DDR4 standard are configured to DR memory device. To the extent that the Accused set this claim limitation, they perform this function	onality is no vitiation lity that is not abstantially or claim element to transmit				


'912 Patent	Accused Instrumentalities
	substantially the same way by conveying, through one or more electrical connections, command signals to DDR memory devices, which command signals include MRS commands and DQ0 values. The Accused Instrumentalities achieve the substantially same result in that DDR memory devices are provided with command signals (including MRS commands (MR3) and DQ0 values) over the one or more electrical connections.
	Therefore, to the extent the Accused Instrumentalities do not literally meet the claim element, there is an insubstantial difference in how the Accused Instrumentalities operate compared to this element, and the Accused Instrumentalities at least equivalently meet this limitation.
[16.9] a phase-lock loop device coupled to the printed circuit board, the phase-lock loop device operatively coupled to the plurality of DDR memory devices, the logic element, and the register.	In Figure 28, reproduced below, JESD82-31A indicates that the DDR4 RCD includes a PLL that is operatively coupled to the plurality of DDR memory devices (via the complementary clock outputs to DDR4 SDRAM devices Y3:0_t, Y3:0_c), the logic element (via connections to at least multiple logic blocks within the logic element), and the register (via connections to many registers within the register, e.g. state machine, control words registers CW Table, CW state machine).



'912 Patent	Accused Instrumentalities
[16.10] wherein the command signal is transmitted to only one DDR memory device at a time.	As illustrated above, JESD 79-4C provides the PDA feature for transmitting the command signal to only one DDR memory device at a time: 4.14 Per DRAM Addressability DDR4 allows programmability of a given device on a rank values on DRAM devices on a given rank. 1. Before entering 'per DRAM addressability (PDA)' mode, the write leveling is required. 2. Before entering 'per DRAM addressability (PDA)' mode, the following Mode Register setting is possible. -RTT_NAM MR1 (A10:A9:A8) = Enable -RTT_NAM MR1 (A10:A9:A8) = Enable 3. Enable 'per DRAM addressability (PDA)' mode using MR3 bit "A4=1" 4. In the 'per DRAM addressability mode, all MRS command is qualified with DQ0 for x4 and x8, and DQL0 for x16 by using DQS_c and DQS_t for x4 and x8, DQSL_c and DQSL_t for x16 signals as shown Figure 36. If the value on DQ0 for x4 and x8, and DQL0 for x16 by then the DRAM executes the MRS command. If the value on DQ0 for x4 and x8, and DQL0 for x16 and DQL0 for x16 so then the DRAM executes the MRS command. If the value on DQ0 for x4 and x8, and DQL0 for x16 so then the DRAM executes the MRS command. If the value on DQ0 for x4 and x8, and DQL0 for x16 so then the DRAM executes the MRS command. If the value on DQ0 for x4 and x8, and DQL0 for x16 so then the DRAM executes the MRS command. If the value on DQ0 for x4 and x8, and DQL0 for x16 so then the DRAM executes the MRS command. If the value on DQ0 for x4 and x8, and DQL0 for x16 so then the DRAM executes the MRS command. If the value on DQ0 for x4 and x8, and DQL0 for x16 so then the DRAM executes the MRS command. If the value on DQ0 for x4 and x8, and DQL0 for x16 so then the DRAM executes the MRS command. If the value on DQ0 for x4 and x8, and DQL0 for x16 so then the DRAM executes the MRS command. If the value on DQ0 for x4 and x8, and DQL0 for x16 so then the DRAM executes the MRS command. If the value on DQ0 for x4 and x8, and DQL0 for x16 so then the DRAM executes the MRS command. If the value on DQ0 for x4 and x8, and DQL0 for x16 so then the DRAM executes the MRS



'912 Patent	Accused Instrumentalities						
	As set forth in JESD 79-4C Table 35, reproduced in relevant part below, the MRS function includes at least one address signal, bank address signals, and a chip-select signal.						
	[BG=Bank Group Address, BA=Bank A	Address, RA=Row Address, C	CA=Column Address, BC	C_n=Burst Chop, X=Don't	t Care, V=Valid].		
		Table 35 — Comm	nand Truth Table				
	0	CKE	CAS_n WE_n/ BG0- BA/ BA L L BG BA	AII			
	JESD 79-4C (January 2020), at Pa						
	signal A4=1 that sets the operatin below.	g mode to the PD	A Mode, as do	efined in Table	22, reproduced		
	MR3	Table	e 22 — Mode Regis	ter 3			
	Address BG1	Operating Mode RFU	0 = must be programm	Description ed to 0 during MRS			
			000 = MR0	100 = MR4			
			001 = MR1	101 = MR5			
	BG0, BA1:BA0	MR Select	010 = MR2	110 = MR6			
			011 = MR3	111 = RCW ¹			
	A17	RFU	0 = must be programm				
	A13	RFU	0 = must be programm				
	A12:A11	MPR Read Format	00 = Serial	10 = Staggered			
	AIZ.AII	WIFK Read Format	01 = Parallel	11 = Reserved			
	A10:A9	Write CMD Latency when CRC and DM are enabled	(see Table 24)				
	A8:A6	Fine Granularity Refresh Mode	(see Table 23)				
	<u>A5</u>	Temperature sensor readou		1: enabled			
	A4 A3	Per DRAM Addressability	0 = Disable	1 = Enable			
	A3	Geardown Mode	0 = 1/2 Rate	1 = 1/4 Rate			
	JESD 79-4C (January 2020), at Pa	age 22.					



'912 Patent	Accused Instrume	Accused Instrumentalities					
	DRAM Addressabi DDR4RCD02 gene order to forward the	selection. See also JESD82-31A (Aug. 2019), at Page 19 ("For MRS Write commands in PDA (Per DRAM Addressability) mode when the DIMM type bit in F0RC0D is set to '0' (LRDIMM), the DDR4RCD02 generates a BCOM Write command instead of a BCOM MRS Write command in order to forward the data buffer's host interface DQ inputs to the DRAMs which use their DQ0 pins for device selection."). See also, JESD82-31A (Aug. 2019), at Page 16: Table 7—Multicycle Sequence for Write Commands					
	Tim (clo	ne ock					
	сус		Description				
	0	Prev Cmd	Previous command or data transfer				
	1	WR	Write command				
		DATO	BCOM[3:0] = 1000				
	2	DAT0	Transfer the rank ID for write command				
			BCOM[1:0] = {RANK_ID[1:0]} for DRAM writes Puret length information for Write data				
			Burst length information for Write data				
			BCOM[3:2] = {0, 0} for BC4 BCOM[3:2] = {0, 1} for BC8				
	3	PAR[3:0]	Even parity bits for WR command and data				
		PAR[3.0]	PAR[x]: Parity bit for previous two BCOM[x] transfers				
	4	Next Cmd	Next Command				
	4	Next Ciliu	Next Command				
	but is also infringed provided by Samsu of this element, and substantially different exactly the same fu	d under the doc ing is being use If the Accused In ent from the rec unction, in subst	inged (directly and/or indirectly) by Samsung, as of trine of equivalents because the structure and functed to satisfy this claim limitation and therefore there instrumentalities incorporate structure and function quirements of this limitation because they achieve tantially or exactly the same way as set forth in the substantially or exactly the same result.	tionality re is no vitiation nality that is not substantially or			
	command signals to	o only one DDF	compliant with the DDR4 standard are configured R memory device at a time. To the extent that the neet this claim limitation, they perform this function	Accused			

'912 Patent	Accused Instrumentalities
	substantially the same way by conveying an MRS command (MR3) and a DQ0 value to a DDR memory device while in PDA mode. Specifically, only one DDR memory device that receives the MRS command (MR3) and DQ0=Low will perform the command when PDA mode is enabled, while DDR memory devices that receive the MRS command (MR3) but do not receive DQ0=Low will not perform the command. The Accused Instrumentalities achieve the substantially same result by sending an MRS command (MR3) to DDR memory devices in which only one DDR memory device is provided with DQ0=Low. Since only one of the DDR memory devices receives DQ0=Low, only that DDR memory device will perform the MRS command (MR3).
	Therefore, to the extent the Accused Instrumentalities do not literally meet the claim element, there is an insubstantial difference in how the Accused Instrumentalities operate compared to this element, and the Accused Instrumentalities at least equivalently meet this limitation.